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A B S T R A C T
The three-dimensionality of 3D GaN ﬁeld-eﬀect transistors (FETs) provides them with unique advantages
compared to their planar counterparts, introducing a promising path towards future FETs beyond Moore's law.
Similar to today's Si processor technology, 3D GaN FETs oﬀer multi-gate structures that provide excellent
electrostatic control over the channel and enable very low subthreshold swing values close to the theoretical
limit. Various concepts have been demonstrated, including both lateral and vertical devices with GaN nanowire
(NW) or nanoﬁn (NF) geometries. Outstanding transport properties were achieved with laterally contacted NWs
that were grown in a bottom-up approach and transferred onto an insulating substrate. For higher power ap-
plication, vertical FETs based on regular arrays of GaN nanostructures are particularly promising due to their
parallel integration capability and large sidewall surfaces, which can be utilized as channel area. In this paper,
we review the current status of 3D GaN FETs and discuss their concepts, fabrication techniques, and perfor-
mances. In addition to the potential beneﬁts, reliability issues and diﬃculties that may arise in complex 3D
processing are discussed, which need to be tackled to pave the way for future switching applications.
1. Introduction
Gallium nitride (GaN)-based ﬁeld-eﬀect transistors (FETs) are ex-
pected to exhibit outstanding performances in high-frequency and high-
voltage operations due to the excellent material properties of III-ni-
trides, such as large band gap, high critical ﬁeld, high electron mobility,
and high saturation electron velocity (Fig. 1) in comparison to silicon
(Si) and silicon carbide (SiC) counterparts. AlGaN/GaN-based hetero-
structure ﬁeld-eﬀect transistors (HFETs) utilize the excellent transport
properties of the polarization ﬁeld induced two-dimensional electron
gas (2DEG), making them ideal for high-frequency operation. Sub-
stantial progress was achieved within the last decades in suppressing
the problematic trapping related phenomena of current collapse [1–5]
as well as in obtaining E-mode HFETs by depleting the usually present
2DEG at zero gate bias using diﬀerent methods such as recess gate [6],
p-GaN gate [7–9] or ﬂuorine implantation [10], which consequently
had led to their commercialization. More recently, vertical GaN tran-
sistors have attracted great attention for future power electronics, since
their blocking voltage is scalable independent from the used chip area,
and many devices with remarkable breakdown voltages above 1.2 kV
were demonstrated [11,12].
Finally, another group of device concepts has been introduced
through the use of GaN nanostructures, oﬀering a number of unique
advantages that can help to signiﬁcantly improve the performance of
GaN transistors. High aspect-ratio nanowire (NW) and nanoﬁn (NF)
structures can be grown epitaxially or etched down from planar sub-
strates, providing large areas at their sidewalls, which can be utilized
for LEDs [13], sensing applications [14], or serve as channel area for
transistor devices. Their small footprint enables relaxation of strain
induced by lattice mismatch [15]. Furthermore, dislocation elimination
processes occur during 3D growth allowing bottom-up GaN nanos-
tructures to be free of extended defects [16]. When used for vertical
FETs, the gate length as well the length of the drift region can be
controlled by the height of the nanostructures and is completely in-
dependent of the chip area. The three-dimensionality of the structures
brings additional advantages for the realization of enhancement mode
(E-mode) devices, which are usually favored for safe switching condi-
tions, as surface Fermi level pinning acts depleting on the GaN nanos-
tructures, mainly depending on their diameter and doping concentra-
tion [17]. 3D FETs with both depletion mode (D-mode) and E-mode
operation were reported with threshold voltages ranging between
−30 V and 2.5 V. Finally, as known from modern Si MOSFETs [18],
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multigate technologies such as wrap-around gates for NWs or trigates
for NFs can eﬃciently improve the electrostatic channel control, re-
sulting in a very low subthreshold swing (SS) and reduced short channel
eﬀects [19]. Moreover, nanostructures can improve both the linearity
[99,141,149] and thermal performance [138,140] of transistors, as will
be discussed later.
These potential advantages suggest that GaN nanostructures should
be considered for future transistor technology. The promising perfor-
mances achieved by various 3D GaN devices discussed in this article
underline their beneﬁts for GaN electronics.
2. Advanced 3D device architectures
2.1. Lateral 3D GaN FETs
2.1.1. Lateral nanoﬁn FETs
Recently, ﬁn-based device structures have been extensively in-
vestigated to overcome the theoretical limitations of conventional
planar device structures. GaN-based lateral NF FET structures were
fabricated to reduce the short channel eﬀects and leakage current as
well as to obtain better gate controllability. In 2009, Ohi and
Hashizume reported that the threshold voltage of the AlGaN/GaN high-
electronmobility transistor (HEMT) is shifted in the positive direction
with better OFF-state device characteristics [20]. They developed an
AlGaN/GaN multi-mesa-channel (MMC) with the periodic trenches and
parallel mesa-shaped channels (Fig. 2a). Firstly, the ﬁn patterns are
formed by the electron beam lithography on AlGaN/GaN hetero-
structure and followed by the reactive-ion-beam etching. The height of
the mesa channel is 50–70 nm and the width of the channels is varied
from 50 to 200 nm.
A novel tri-gate GaN MISFET for normally-oﬀ operation was re-
ported for the ﬁrst time (Fig. 2b) by Palacios et al. [21]. The device was
designed combining the 3D tri-gate structure and a submicrometer gate
recess to achieve the normally-oﬀ device. The Cl2-based plasma etching
was employed for the formation of trench (30 nm-deep). A dual di-
electric stack with SiO2/Al2O3 was deposited after the UV-ozone
treatment. The authors showed the suppression of short-channel eﬀects
using the tri-gate device structure with a sub-micrometer gate length. In
2011, AlGaN/GaN nanoribbons (Fig. 2c) have been fabricated using
top-down approach by Palacios et al. [22]. The arrays of AlGaN/GaN
nanoribbons are patterned between the two Ohmic contacts by using
electron-beam lithography and followed by reactive ion etching to etch
away the material in between adjacent nanoribbons by using BCl3/Cl2
gas. The authors opted for very slow etch rate technique to reduce the
plasma damage.
Similar studies were reported by Lee. et al. in 2013 [23], in which
they studied the single-nanoribbon AlGaN/GaN metal-insulator-semi-
conductor FET (MISFET). The device fabrication is similar to that pre-
sented in [20], which began with the patterning of the nanoribbon-
shaped structure on AlGaN/GaN heterostructure and subsequent
transformer coupled etching (TCP) using BCl3/Cl2 gas mixture. Tetra-
methyl ammonium hydroxide (TMAH) solution was used to eliminate
the plasma damage from the etched GaN surface. This was followed by
the gate dielectric deposition (Al2O3) and formation of Ohmic and gate
contacts. The width and height of the nanoribbon are 90 and 250 nm,
respectively. The schematic and the TEM images of the single-nanor-
ibbon AlGaN/GaN MISFET are shown in Fig. 2d. In 2013, the same
group fabricated GaN junctionless NF FET for the ﬁrst time as shown in
Fig. 2e [24]. The Si-doped n-type GaN layer on a high resistive undoped
GaN/Sapphire template was used for the device fabrication. The device
architecture and fabrication process are quite similar to [23]. The au-
thors state that the current ﬂows through the volume of the heavily
doped GaN ﬁn rather than at the surface channel, which greatly im-
proves device performances by eliminating the adverse eﬀects related
to the interface quality. They also compared the devices performances
with and without AlGaN/GaN heterostructure [26]. It was shown that,
the GaN NF FETs with AlGaN heterostructure exhibited lower on-re-
sistance than that of heterojunction-free GaN NF FET. On the other
hand, the GaN junctionless NF FET exhibited excellent oﬀ-state per-
formances because the current ﬂows in the heavily doped volume of the
ﬁn.
To further improve the oﬀ-state performances, the authors also
fabricated omega gate nanowire ﬁn FET for the ﬁrst time [25], in which
TMAH solution played a crucial role. This novel device is fabricated
using the two-step dry etching and followed by the wet chemical
etching. The HfO2 sacriﬁcial layer protects the top and sidewalls of the
ﬁn structure, whereas the buﬀer layer is etched. The longer (10 h) time
etching in anisotropic TMAH solution led to the formation of omega
gate device structure. The detailed processing steps of fabrication were
shown in Fig. 2f. The authors claimed that the improved on/oﬀ per-
formances were observed than the conventional ﬁn structures, due to
the fully-depletion of the active region and reduced leakage paths be-
tween GaN buﬀer layer and 2DEG channel.
2.1.2. Lateral nanowire FETs
The ﬁrst lateral 3D GaN NW FETs were reported in 2002 by Huang
et al., who demonstrated a D-mode (normally-on) FET based on a single
GaN NW (Fig. 3a) [27]. The GaN NWs were synthesized by a laser
catalytic growth bottom-up method [28,29]. The nominally undoped
NWs with diameters of 17.6 nm and heights of 10 μm showed electron
concentrations in the range of 1018−1019 cm−3, which was attributed
to nitrogen vacancies and oxygen impurities [27]. The NWs were placed
on an oxidized silicon substrate by dispersing a NW/ethanol suspen-
sion. Ohmic Ti/Au (50/70 nm) drain and source contacts were formed
by electron beam lithography.
A similar D-mode lateral GaN NW FET was demonstrated by
Motayed et al. in 2006 using 200 μm long GaN NWs with diameters of
50–300 nm [30]. Here, a dielectrophoretic method was applied to dis-
tribute the NWs between the predeposited Ti/Al/Ti (30/100/30 nm)
source and drain pads (Fig. 3b), followed by a top metallization
(Fig. 3c). Diﬀerent NW lengths (10–80 μm) and diameters (50–300 nm)
were compared, and lower electron mobilities (μ) were found for
smaller NW diameters due to enhanced surface scattering, aﬀecting the
maximum drain current Id,max (see Table 1) [31].
In the same year, Cha et al. developed the lateral GaN NW FETs
using a top- and bottom-gate structure with 20–40 nm thick NWs (Si-
doped GaN of 1.44×1019 cm−3) fabricated in a bottom-up approach,
as shown in Fig. 3c [32]. Ti/Al/Mo/Au was used as drain and source
contact, the substrate was employed as bottom-gate and a Ni/Au omega
like gate was deposited on top of the NWs. The breakdown voltage (BV)
measurements show a BV value of around 60 V, which is higher than
that of the bottom-gate FETs (i.e., 15 V). A gate memory eﬀect was
found on these FETs which is attributed to the surface charging on the
GaN NW sidewalls enhanced by the higher trap states on oxide layer
due to the oxide quality grown by plasma enhanced chemical vapor
Fig. 1. Comparison of the relevant material properties for Si, SiC and GaN
power electronics.
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deposition (PECVD) [32].
A new type of NW FETs was introduced by Li et al. in 2006 who
employed epitaxially grown core-shell GaN/AlN/AlGaN NWs into lat-
eral D-mode high electron mobility transistors (HEMTs) [33]. Similar to
planar HEMTs, the high mobility from the low-dimensional electron gas
at the GaN/AlN interface enables excellent transport properties. Using
these devices with top gated structure, they could obtain high gm,max,
around 500mS/mm. Fig. 3d represents the TEM image of the device
showing the composition of GaN/AlN/AlGaN triangular NW grown by
MOCVD on a bulk GaN. The NW has a diameter of 100 nm and a length
of 10–20 μm. A 6 nm-thick ZrO2 with high-k of 22 ± 3 was used as a
dielectric material to enhance the passivation (Fig. 3e) [34]. The high
electron mobility μ in this HEMT is caused by the 1-dimension electron
gas on the interface between the undoped GaN and AlN/AlGaN, which
was endorsed by internal electric ﬁeld formed by piezoelectric polar-
ization in GaN core AlN/AlGaN shells. This condition has resulted in the
gm,max of 420mS/mm with μ of 3100 cm2/Vs at room temperature [35].
The gm in this value was normalized by the gate width of 0.1 μm as the
NW diameter. The authors attributed the subthreshold characteristic
close to ideal subthreshold swing (SS) at room temperature (KBT/e ln
(10)) of 68mV/dec (Fig. 3f) [33].
Other D-mode lateral GaN NW devices were introduced by
Blanchard et al. in 2008 as single GaN NW metal-semiconductor FETs
(MESFETs) employing Pt/Au as a Schottky gate with similar top gate
structure like the devices from Cha et al. [36]. They developed 10 single
lateral NW FETs with the wire diameters of 210–470 nm and lengths of
11–19 μm. Ti/Al (20/200 nm) metal layers were used as source and
drain contact electrodes and 30/300 nm Pt/Au ﬁlms as gate metal
contact electrode. The transfer of the fabricated NW on the foreign
substrate and its alignment to drain source contact were conducted
using dielectrophoresis method [37]. The typical SS of this device is
75mV/dec, whereas average SS values from 10 FETs are 70mV/dec.
Fig. 2. (a) Schematic illustration of the MMC HEMT showing the periodic trench structure and cross-sectional SEM image in the inset. © [2013] IEEE. Reprinted,
with permission, from [20]. (b) Schematic of the normally-oﬀ channel region and its cross-sectional SEM image in the inset. © [2012] IEEE. Reprinted, with
permission, from [21]. (c) SEM image of GaN nanoribbons. Reprinted from [22], with the permission of AIP Publishing. (d) Schematic of single-nanoribbon triple-
gate Al2O3/GaN MISFET, including top-view SEM images and cross-sectional TEM image. © [2013] IEEE. Reprinted, with permission, from [23]. (e) Schematic of
GaN nanochannel ﬁn FET including device dimensions and cross-sectional TEM image in the inset. © [2013] IEEE. Reprinted, with permission, from [24]. (f)
Schematic of AlGaN/GaN omega shaped NF FET and its fabrication process ﬂow [25]. Copyright 2015 The Japan Society of Applied Physics.
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Fig. 3. (a) Lateral 3D GaN NW FET schematic with drain and source side by side from Huang et al. Reprinted with permission from [27]. Copyright (2006) American
Chemical Society. 3D schematics of lateral GaN NW FETs with (b) bottom gated and (c) top gated structures from Cha et al. [32]. © IOP Publishing. Reproduced with
permission. All rights reserved. (d) A high-angle annular dark ﬁeld scanning transmission electron microscopy (HAADF-STEM) image of GaN/AlN/AlGaN NW (scale
bar = 50 nm), (e) schematic of lateral GaN NW HEMT, and (f) logarithmic transfer characteristics of GaN/AlN/Al0.25Ga0.75N NW HEMTs with diameter of 100 nm
and L of 1 nm with inset of linearly IdVg at Vds of 1.5 V from Li et al. Reprinted with permission from [33]. Copyright (2006) American Chemical Society. (g) A 2D
cross-sectional schematic of single lateral GaN NW FETs, (h) an SEM image of the device as seen from top and inset of gate area from Blanchard et al. © [2012] IEEE.
Reprinted, with permission, from [38]. (i) Lateral GaN NW FETs transfer characteristics with SS of 68 mV/dec from Li et al. © [2018] IEEE. Reprinted, with
permission, from [40].
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However, the 210 nm FETs have a SS of 63mV/dec, which is close to
the ideal SS at room temperature (60mV/dec).
In 2012, Blanchard et al. improved their D-mode lateral GaN NW
FETs by adding Al2O3 as a dielectric layer and creating W gate-all-
around (GAA) metal contact directly on the GaN NW as lateral GaN NW
MOSFETs with a doping concentration (Si-doped) of 1×1018 cm−3,
diameter of around 200–400 μm, and length of 10–20 μm, as shown in
Figs. 3g,h [38]. The bottom-up GaN NWs were grown and placed to an
insulating substrate as discussed above for other lateral NW FETs, but
with addition of 43 nm Al2O3 and 35 nmW that were coated on GaN
NW by atomic layer deposition (ALD). A Ti/Al (20/200 nm) metal stack
was then deposited by E-beam evaporation as drain and source contacts
followed by Ni/Au (200/50 nm) deposition as 2D gate metal contact.
The gate-source leakage was below 1 pA, which proves good electro-
static control from GAA structure in this device.
Another lateral GaN NW MESFET was demonstrated by Gačević
et al. in 2016 with a semi cylindrical top contact Schottky gate having a
similar gate-drain-source structure as Blanchard et al. (Fig. 3h) [39].
They claimed that this design could improve the electrostatic control in
the channel and be used for background study of vertical FET design. In
their device, the Si-doped (~7×1018 cm−3) GaN NWs were fabricated
using bottom-up approach with the average diameter and length of
90 nm and 1.2 μm, respectively.
After placing the NWs onto a foreign substrate, Ti/Au (20/100 nm)
ﬁlms for drain and source contacts and Ti/Au (15/100 nm) layers for
gate metal contact were created and followed by thermal annealing.
The higher normalized gm,max in these MESFET structures compared to
Blanchard et al. FETs in 2008 (see Table 1) was due to smaller NW
diameter that decreases the size of gate width. From the most recent
research in 2018, Li et al. had demonstrated lateral GaN NW FETs with
GAA structure and 16 nm Al2O3 as a dielectric layer. These devices
exhibit SS of 68mV/dec (Fig. 3i) [40]. The NW was fabricated by
bottom-up method with doping concentration (Si-doped) of
1× 1018 cm−3, wire diameter of ~146 nm and gate length L of
~274 nm. Similar metal contacts as Blanchard et al. FETs in 2012 were
used in this case. Their gm.max was 10.5mS/mm, which shows good
eﬃciency for low-power switching [41].
2.2. Vertical 3D GaN FETs
2.2.1. Vertical nanoﬁn FETs
Although lateral GaN NF FETs showed immense performances, the
main drawback of lateral geometry is still the consumed device area.
Thus, the area of the device aﬀects the breakdown voltage. In addition,
numerous material interfaces are exposed to high electric ﬁelds, which
reduces reliability and prevents avalanche breakdown. For higher-vol-
tage high-current applications, the lateral-device size increases dra-
matically, and very high current levels are diﬃcult to handle on only
one surface. It is expected that vertical devices would reduce the die
size and be more reliable as the electric ﬁeld peaks are far away from
the surface. The most studied vertical GaN transistor (i.e., the current
aperture vertical electron transistor (CAVET)) has made signiﬁcant
progress in performance, but it still faces two challenges. First, the
CAVET structure requires a p-doped current blocking layer buried in the
n-doped GaN layer. Fully activating the p-dopant Mg in GaN has been
found very challenging and the vertical leakage current tends to be
high. Second, the needs for a high quality regrowth of the AlGaN/GaN
access region substantially increases the manufacturing cost.
In 2016, the ﬁrst vertical NF FET was reported by Sun et al. from
Palacios group at the Massachusetts Institute of Technology (MIT)
[42,45]. The authors used a combined dry/wet etching technology,
which was critical in the demonstration of vertical channel sidewall.
Inductively coupled plasma (ICP) dry etching was ﬁrst performed using
BCl3/Cl2 plasma to obtain the initial trapezoidal channel. Then, wet
etching in tetramethylammonium hydroxide (TMAH) was applied to
obtain the vertical ﬁn sidewalls. The authors state that the morphologyTa
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of the etched sidewall is also related to the channel orientation. The
device results in much smoother surface when the channel is aligned
along the 〈1120〉 direction than that when it is along 〈1100〉 direction.
This is followed by the deposition of thin Al2O3 gate dielectric layer by
ALD and sputtering of Molybdenum layer as a gate metal. SiO2 layer is
deposited to serve as the spacer layer to isolate source and drain elec-
trodes. The schematic and cross sectional SEM image of its channel
region is shown in Fig. 4a. The device exhibited normally-oﬀ operation
with a low on-resistance.
Still from the same group, to improve the on and oﬀ-state char-
acteristics, they modiﬁed the epitaxial structure and fabricated the
vertical NF FET structure (Fig. 4b) [43]. Zhang et al. employed new
techniques such as corner rounding, after the ﬁn etching. Also, edge
termination was formed for the ﬁrst time in vertical NF FETs, which
showed the improved breakdown and on-resistance performances
compared to those of ref. [42].
2.2.2. Vertical nanowire FETs
The ﬁrst 3D vertical GaN NW FETs were demonstrated by Jo et al. in
2015 [46]. A device consisting of 12 GaN NWs was fabricated using a
top-down approach based on hybrid etching involving transmission
coupled plasma-reactive ion etching (TCP-RIE) and TMAH wet etching
for GaN on sapphire substrate with SiO2 as etch mask. The epi-GaN is
composed of 70 nm and 500 nm Si-doped GaN (doping concentration,
ND=1×1019 cm−3) at upper and bottom layers, respectively, and
120 nm undoped GaN in between. The NWs with a diameter of 100 nm
and a height of ~300 nm were passivated with Al2O3 and subsequently
coated with TiN as a GAA gate metal in ALD process. This process was
followed by deposition of Ti/Al/Ni/Au layers as source and drain metal
contacts, as shown in Fig. 5a. This E-mode vertical 3D GaN NW FET
exhibits Vth of 0.6 V with Ion/Ioﬀ of 109 and no obvious hysteresis.
With similar model and substrate, in following year, Yu et al. from
Braunschweig University of Technology, Germany reported on E-mode
vertical GaN NW FETs in n-i-n epi-GaN wafer on sapphire substrate
[47]. The hybrid etching step combining an induced coupled plasma-
dry reactive ion etching (ICP-DRIE) with H2/SF6 gases and KOH-based
wet etching was employed. They develop a device consisting of 7 NWs
with diameter of 500 nm and height of 2.7 μm. The gate passivation
layer was made of SiO2 by plasma enhanced atomic layer deposition
(PEALD). Additionally, the SiOx ﬁlm was deposited by e-beam eva-
poration method to enhance passivation between gate pad and bottom
layer of the FETs. Thanks to the mushroom shape of the NWs obtained
during wet etching, the SiOx only covers the bottom space of NWs, as
shown in Fig. 5b. A 300 nm Cr metal GAA structure was used in this
FET. The gate length (L) was 1.3–1.5 μm, in which the gated NW
structures were ﬁlled with photoresist cured at 250 °C to mechanically
support the drain metal contact electrode of Ti/Cr/Au deposited by e-
beam evaporation. Furthermore, a BV of 140 V was achieved in this
FET, as depicted in Fig. 5c. Compared to FETs from Jo et al., the gate
hysteresis in this FET is still visible, in which they mentioned that it
might be caused by gate oxide charge trapping in SiO2. However, their
normalized Id,max are 2 times larger than those in FETs of Jo et al. (see
Table 1), which is attributed to the larger NW diameter [31,46].
In 2017, Yu et al. demonstrated the upscaling capability of this
concept by integrating more NWs in a single vertical FET (i.e., 99 NWs)
with similar epi-GaN wafer structure as used in previous work. In this
case, the diﬀerences are made in terms of NW diameter, Ion/Ioﬀ, and Vth
compared to previous one [48]. The hybrid wet/dry etching was still
used in the device fabrication with Cr GAA metal applied on this FET.
The NW diameter of 360 nm and height of ~2.6 μm were consequently
reached with similar method in [47]. It exhibits Vth of 1.5 V and Ion/Ioﬀ
of 109 or 1 order of magnitudes higher than previous one, as shown in
Table 1. The SS is around 67mV/dec, which is close to ideal showing
good electrostatic control of GAA structure.
Another vertical GaN NW FET was reported by Hu et al. in 2017.
They claim that the vertical direction in their GaN NW metal-insulator
semiconductor FET (MISFET) could improve the reliability, scaling, and
thermal management of the devices [49]. In their work, they used GaN
Fig. 4. (a) Schematic, cross-sectional SEM image, and detailed fabrication process ﬂow of vertical 3D GaN NF FETs. © [2017] IEEE. Reprinted, with permission, from
[42]. (b) 3D schematic and cross-sectional SEM image of 3D GaN NF FETs with multiple ﬁns ([2018] IEEE. Reprinted, with permission, from [43]), as well as their
detailed fabrication process ﬂow. © [2017] IEEE. Reprinted, with permission, from [44].
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NWs on 700 μm bulk GaN (ND=3.2×1017 cm−3), 200 nm n-doped
GaN layer (ND=1×1018 cm−3), and 7 μm low-doped GaN layer as
drift region (ND=~6×1015 cm−3). They used Al2O3 as a gate di-
electric material with the drain and source are located in opposite po-
sitions as the ones fabricated by Yu et al., as depicted in Fig. 5d. The
drain is connected to the bulk GaN at the bottom surface, while the
source is set on the top surface of NW. The TMAH-based wet etching
solution was used and dry etching was employed beforehand to produce
NWs with smooth sidewall surfaces and wire diameter of ~800 nm. The
BV of 513 V has been reported from this device (gate to source voltage,
Vgs=−15 V).
In 2018, Yu et al. reported a 103 NW n-p-n vertical GaN NW FET
[52] with a similar fabrication method shown in [47,48] (Fig. 5b). They
claimed that it was the ﬁrst time an inverted p-GaN channel was used in
vertical MOSFETs with GAA structures [5]. Due to the p-channel, the
threshold voltages could be increased to 2.5 V, which is beneﬁcial for
safe power switching. The employed epi-GaN wafer (from top to
bottom) consists of 0.5 μm highly n-doped GaN (Si doped) 1019 cm−3,
1.6 μm n-doped GaN of 3×1018 cm−3, 0.5 μm p-doped GaN (Mg
doped), 1.0 n-doped GaN of 3×1018 cm−3, and 2.5 μm n-doped GaN of
2× 1018 cm−3 on sapphire substrate. The GAA covered a p-channel as
a gate channel with length L=0.5 μm, where the NW diameter and
length are around 470 nm and 2.8 μm, respectively. Ron of 5.3Ωm cm–2
was measured with small barrier voltages at around 1 V on output
characteristic, in which they mentioned that it might be caused by
imperfect Ohmic contact. Regardless of all superior DC characteristics,
the device has shown a pronounced gate hysteresis. The authors attri-
bute this instability to mobile ions in the SiO2 gate dielectric layer
which might be incorporated during KOH-based wet chemical etching.
Therefore, a denser dielectric material (e.g., Al2O3 or Si3N4) could be a
solution towards this issue. Compared to work from Jo et al. [46], the
Al2O3 layer has proven its stability in the dual sweep mode that results
in smaller hysteresis. Thus, it is suggested for any kind of 3D GaN FET
devices that Al2O3 could be adapted as one of the promising gate di-
electric materials. Even though there was a p-channel in this NW FET,
the BV was still about 69 V, which could be due to either the short drift
region space or about 1.6 μm space between highly doped area and the
edge of p-channel. Overall, the performance optimization was needed
for these FETs, especially to reduce the gate hysteresis by using denser
dielectric material as passivation layer (e.g., Al2O3).
Another type of GaN NW FETs was developed by Chaney et al. in
2018, in which they demonstrated for the ﬁrst time GaN NW based
tunnel FETs (TFETs) [50]. In these TFETs, the SS could achieve very low
value surpassing the SS limit in MOSFETs or below 60mV/dec [53].
They made the transistors on a bulk GaN substrate grown by plasma-
assisted molecular beam epitaxy (MBE) and fabricated the NWs by
hybrid etching, where KOH-based solution was used in the wet che-
mical etching treatment. The epi-GaN structure from bottom to top
consists of bulk n-GaN, p-doped GaN (Mg: 4×1019 cm−3 and
1×1019 cm−3), a 5 nm InGaN, an undoped GaN, and n-GaN. The NW
diameter was 60 nm with a GAA structure as shown in Fig. 5e. The Cr/
Pt/Ti/Al/Pt layers were used as the metal contact, while Al2O3 ﬁlm was
Fig. 5. (a) 3D schematic of vertical 3D GaN NW FETs with drain at top and source at bottom using SiO2 as ﬁlling material and contact drain support from Jo et al. ©
[2015] IEEE. Reprinted, with permission, from [46]. (b) 3D schematics of vertical 3D GaN NW FETs, where drain and source are formed in vertical direction from NW
array (top), and (c) BV characteristic at Vgs= 0 V from Yu et al. Reprinted from [47], with the permission of AIP Publishing. (d) Schematic of GaN NW FET from Hu
et al. with bulk GaN as the substrate and drain at bottom and source formed on top of the NW. © [2017] IEEE. Reprinted, with permission, from [49]. (e) A vertical
GaN NW TFET schematic with drain position on top of the NW using bulk GaN as substrate from Chaney et al. © [2018] IEEE. Reprinted, with permission, from [50].
(f) A 2D schematic of vertical GaN NW TFETs with gate-all-around (GAA) and drain position on top of the NW from Son et al., where sapphire is used as the substrate.
Reprinted from [51]. Copyright 2018, with permission from Elsevier.
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employed as dielectric material. For the ﬁlling material, SiO2 was
chosen. Although the ideal SS value in these TFETs was not able to be
achieved (Table 1), the E-mode operation could still be demonstrated
with the Vth of ~0.4 V.
In the same year, another vertical GaN NW FET was reported by Son
et al. who fabricated E-mode GaN NW FETs on a sapphire substrate by
hybrid etching using TMAH as wet chemical etching solution [51]. The
etched NWs have a height of 1 μm and a diameter of ~120 nm from the
epi-GaN wafer grown by MOCVD with the doping proﬁle (from top to
bottom) of n-doped GaN of 2.0×1018 cm−3 (800 nm), n-doped GaN of
2.0×1016 cm−3 (300 nm), and n-doped GaN of 2.0×1018 cm−3
(800 nm). Fig. 5f shows the 2D schematic of the fabricated vertical GaN
NW FETs with GAA structure utilizing Al2O3 as the dielectric material
for gate passivation and SiN as the ﬁlling material between gate and
drain on top. For the drain, gate, and source contacts, they employed
Au/Ni/Al/Ti/Si metal layers with 800 °C rapid thermal annealing in N2
ambient condition to form ohmic contacts. The low gm,max of 6.6mS/
mm in this FET is attributed to the small diameter size of the NW, which
results in small gate width and very high electric ﬁeld in the drift region
leading the drain current to reach saturation condition earlier [17,35].
3. Device fabrication methods
3.1. Bottom-up approach for 3D GaN FETs
The bottom-up growth of GaN nanostructures has been investigated
extensively since the late 1990s by many groups, mainly due to their
potential application in solid state lighting, which was assumed to
greatly beneﬁt from the large active area [29]. The 3D epitaxy allows
the fabrication of high aspect ratio structures with improved material
quality making it a promising tool for transistor devices as well. In this
case, two diﬀerent approaches are possible. Either the grown 3D
structures are transferred onto an insulating substrate to build lateral
FETs or they are processed directly on the growth substrate.
For the indirect approach, GaN nanowires are typically grown self-
organized by molecular beam epitaxy (MBE) on Si (111) substrates
(Fig. 6a). The growth mechanism of self-organized GaN NWs has been
studied extensively and is shortly summarized here. A more detailed
summary is given e.g., in [29,54]. First, the impinging Ga atoms are
nucleating at randomly distributed nuclei on the substrate [55]. The
nucleation can be delayed by an incubation time [56]. A shape transi-
tion of the GaN nuclei into hexagonal forms with ﬂat c-plane tips in-
itiates the NW elongation [55]. The NW growth is assumed to be driven
by diﬀusion of Ga adatoms towards the NW tip [57–59]. Many groups
pointed out that the III/V ratio plays an important role for the self-
organized NW growth [60,61]. Nitrogen rich growth conditions reduce
the diﬀusion length of Ga and thus support 3D growth [57]. GaN NWs
grown by self-organized MBE on Si (111) substrates can achieve very
thin diameters down to 10 nm [59]. Due to their small footprint, the
GaN NWs can relax strain induced by lattice mismatch and eliminate
threading dislocations [16]. MBE grown N-polar NWs show intensive
photoluminescence with sharp excitonic peaks, indicating an excellent
material quality [60].
The self-organized nucleation leads to a dense and inhomogeneous
distribution of NWs with varying diameter, height and angle, which
hinders their integration into a FET device directly on the growth
substrate. Instead, the nanowires are transferred onto an insulating
substrate, typically Si coated with SiO2, to fabricate a lateral NW FET
device. Ultrasonic agitation can be used to harvest the NWs from the
growth substrate and disperse them onto the foreign substrate either
randomly followed by electron beam lithography (EBL) for contacting
[40] or position controlled via dielectrophoresis [36]. In the latter case,
a 75 kHz sine wave was generated between previously deﬁned contact
pads during the dispensation of a NW/isopropanol droplet.
Although this indirect approach is well suited to investigate the
electrical transport of single GaN NWs, it is limited to low power ap-
plications. For the switching of macroscopic currents, parallel integra-
tion of many NWs is required which is hardly possible with transfer
techniques. Furthermore, self-organized grown NWs typically show
large deviations in shape and size, which leads to varying electrical
properties of the individual NWs. Therefore, a position-controlled
growth of nanostructures with homogeneous properties is favorable for
most applications.
The selective area growth (SAG) of GaN nanostructures was ﬁrst
demonstrated by Kishino et al. [65] and applied by many groups both
using MBE [54,66–69] or MOVPE [16,70,71]. The selectivity is
achieved by patterning the growth substrate (GaN or AlN) litho-
graphically with a mask of chemically inert materials (e.g., TiN, SiO2 or
Si3N4), which strongly suppresses parasitic nucleation. Nucleation only
occurs inside the mask openings, whereas on the mask, adsorbed Ga
atoms either desorb or diﬀuse towards the openings. If the openings are
small enough, all nuclei within coalesce before the elongation starts, so
that a single nanostructure is formed. A regular distribution of mask
openings enables the growth of uniform nanostructure arrays (Fig. 6b).
For NW SAG by MOVPE, silane was found to be able to enhance the
vertical growth rate drastically [72], which is assumed to be caused by
the formation of a thin SiN passivation layer at the sidewalls supporting
diﬀusion towards the NW tips [73]. With high silane ﬂows, very high
vertical growth rates up to 145 μm/h could be obtained [62]. Via
bottom-up growth, especially using MOVPE, core-shell geometries with
diﬀerent material compositions or doping are accessible and widely
used for NW LEDs. Such geometries could be utilized for transistor
devices as well for further engineering the channel properties along the
sidewalls. For instance, Li et al. implemented MOVPE grown NWs with
radial GaN/AlN/AlGaN heterostructures as high electron mobility
transistors (HEMTs) [33]. A similar method was demonstrated by Song
Fig. 6. SEM image of bottom-up grown GaN nanostructures. (a) Self-organized GaN NW on Si(111) by MBE [62]. © IOP Publishing. Reproduced with permission. All
rights reserved. (b) A regular array of GaN NWs grown by MBE SAG [63]. Copyright (2008) The Japan Society of Applied Physics. (c) An array of GaN ﬁn
microstructures grown by MOVPE SAG. Reprinted from [64]. Copyright 2017, with permission from Elsevier.
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et al. who grew lateral GaN microwires on Si grooves with GaN/AlN/
AlGaN core-shell structures on the polar and semipolar sidewall facets
and fabricated HEMT devices after releasing the wires from the growth
substrate [74]. It should be noted that both devices utilized GaN NWs
aligned along the nonpolar 〈11−20〉 a-direction possessing polar and
semipolar sidewall facets where a 2DEG can be formed solely by po-
larization ﬁelds. HEMTs based on NWs grown along the usually ob-
tained c-direction would require modulation doping to obtain a 2DEG
channel.
The SAG is not limited to wires, but can be applied for various
diﬀerent shapes. The most promising alternative geometry for electro-
nics are GaN ﬁn structures, which are expected to obtain better stability
and homogeneity compared to NWs. The SAG of GaN ﬁns with a height
up to 50 μm and smooth a-plane sidewalls has been demonstrated by
Hartmann et al. (Fig. 6c) [64,75]. Although the ﬁn cores contain many
extended defects, the sidewalls exhibit low dislocation densities and
could be used as channels for 3D electronic devices.
Although the direct approach is favorable for most applications, to
the best of our knowledge, there is no report so far on FET devices based
on directly processed bottom-up nanostructures. Instead, a top-down
approach is applied, which oﬀers a more precise control over the
structure dimensions and enables the integration of vertical doping
proﬁles. Nevertheless, the bottom-up approach should not be neglected
because it can provide much higher structures with reduced defect
densities compared to etched structures and enables the utilization of
core-shell geometries, which could extend the design ﬂexibility of fu-
ture 3D electronic devices by an additional dimension.
3.2. Top-down approach for 3D GaN FETs
3.2.1. Hybrid etching for 3D GaN
Top-down approaches, generally by virtue of etching techniques,
were introduced as a low-cost but highly eﬃcient way towards 3D GaN
structures, which were mainly employed by early researchers for op-
toelectronic devices as well. The etching processes were directly per-
formed on GaN epitaxial or bulk wafers.
Similar to Si, plasma etching tools (e.g., inductively coupled plasma
dry reactive ion etcher) can be directly utilized to create GaN nanos-
tructures, using hard etching masks (e.g., oxides or metal) [76–80]. In
particular, it is noteworthy that the masks can be well addressed and
deﬁned by photolithography, which greatly beneﬁts realistic im-
plementations [76,80]. In 2012, Paramanik et al. reported the fabrica-
tion of large-area GaN nano-columns on Si (111) substrate with a
sidewall oblique angle of 86° by using chlorine-based ICP chemistries
(Fig. 7a) [76]. The authors further pointed out the geometry and
morphology of dry etched nano-columns can be adjusted by etching
parameters and employed gas chemistries [76,81]. Besides toxic Cl2-
based chemistries, SF6/H2 were also considered and reported for dry
etching of GaN nanostructures [80]. However, to be diﬀerent from the
plasma etching of Si NWs with smooth sidewalls [82,83], GaN nanos-
tructures after dry etching process usually lead to damaged structure
surfaces due to the ion bombardment eﬀect, which is not suitable to be
directly applied in surface sensitive devices (e.g., FETs and LEDs) [84].
As an alternative, anisotropic etching in proper wet chemical
etchant can result in nanostructures with smooth surfaces. Liu et al.
reported the preparation of vertical GaN NW arrays on sapphire sub-
strate with well-aligned c-axis orientation by using a conventional
electrode free photoelectrochemical (PEC) method in 2011 [85]. In
their work, the etchant was a mixed base solution with 1M KOH and
0.1M K2S2O8. Moreover, a 150W Xe lamp was employed as the UV
light source, which can generate free holes at the material surface and
promote the oxidation process. This etching process was proven to be a
dislocation-hunted process, which ensures a high material quality and,
however, at the same time limits the precise control in terms of NW
number, location, and dimension (Fig. 7b) [85].
A two-step hybrid etching approach, including dry and wet etching
in sequence, was therefore proposed by researchers to combine the
advantages in structure homogeneity and material quality
[47,48,77,80,81,86]. In 2012, Li et al. reported the fabrication of non-
tapered GaN NWs by employing hybrid etching for single-mode lasing,
as shown in Fig. 7c [87]. The authors had achieved a single-mode lasing
with a line-width of ~0.12 nm and a side-mode suppression ratio
of> 18 dB, proving the hybrid-etched GaN NWs can have a precise
control in dimension as well as a high material quality for enhancing
gain [87]. Hybrid-etched GaN nanostructures were later successfully
applied in the electronic applications [42,46–48,52,86]. Jo et al. de-
monstrated a vertical GaN NW FET using SiO2 as etch mask and 5%
TMAH as etching solution in 2015 [46]. Later, Yu et al. reported an-
other vertical GaN FET based on hybrid-etched NWs using Cr and
AZ400K developer (KOH-based solution) as etching mask and etchant,
respectively. The authors achieved regular NW arrays with smooth
hexagonal sidewalls, which were veriﬁed to be a-plane oriented
[47,48]. In 2017, Sun et al. demonstrated a vertical GaN NF FET with
bulk substrate and TMAH treatment. The ﬁns with sidewall in both a-
and m-plane orientations had been investigated in their work and the
latter case presented smoother surface morphology [42. In 2016, Im
et al. performed the hybrid etching of lateral GaN NWs on GaN-on-in-
sulator wafers by wet etching on ICP-patterned strips. TMAH solution
with concentration of 5% was employed in their case and triangle-
shaped NWs were achieved [86,88].
3.2.2. Wet chemical etching: Mechanism and engineering
Since wet etching plays a crucial role in improving the morphology
and surface quality of hybrid-etched GaN NWs, it is practically im-
portant to understand its mechanism. Thanks to the previous research
on anisotropic etching in other semiconductor materials (e.g., Si), the
etching mechanism can be well understood and developed by some
well-founded theories. In general, the wet etching process on GaN in
Fig. 7. SEM images of GaN NWs prepared by diﬀerent etching treatments: (a) Dry etching. Reprinted with permission from [76]. Copyright 2012, American Vacuum
Society. (b) Wet etching. Reproduced from [85] with permission from The Royal Society of Chemistry. (c) Hybrid etching approaches. Reprinted with permission
from [87], The Optical Society.
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non-reducing base solutions can be described by Eq. (1).
+ → +
−
GaN H O Ga O NH
OH
2 2 3 3 (1)
where OH− is the catalytic of forming gallium oxide and dissolves it
afterwards [89]. UV illumination is usually applied for promoting the
etching process especially in n-GaN. By generation of electron-hole
pairs at the material surface, holes are driven to surface due to the
upward band bending and reduce the potential for oxidation.
In general, because of the symmetry of Wurtzite crystal, GaN NWs
with smooth sidewalls usually have either a hexagonal or triangle shape
[47,86]. Similar to the anisotropic etching of Si, the etching behavior
on crystals can follow a step-ﬂow model, which can be regarded as an
inverse process of bottom-up growth [90–93]. As shown in Fig. 8a, the
etching rate on kink and step sides shall be higher than on the terrace
site [91,93]. Meanwhile, the etching stability of ﬂat crystallographic
facts could be inﬂuenced by the surface bonding conﬁguration. Li et al.
studied the etching of +c- and –c-plane GaN in KOH solutions and
found out the etching rate is highly suppressed on c-plane surface due to
the electrostatic repulsion from N dangling bonds [94]. Based on that,
Yu et al. also investigated the surface densities of both N dangling bonds
and Ga back bonds on several common facets (Fig. 8b) and successfully
explained the formation of featured mushroom-like geometry in their
hybrid etching of GaN NWs. The authors also ﬁgured out a concentra-
tion dependent orientation of NW sidewalls, which were changed from
a-plane to m-plane oriented when the concentration of KOH aqueous
solution increased from 0.5M to 1M, indicating that the etching rates
of diﬀerent nonpolar planes can be quite sensitive to experimental
conditions [12]. Almost simultaneously, Leung et al. carefully studied
the orientation dependent etching rate on GaN through delicately de-
signed experiments and the ratio of etching rates between m- and a-
plane was calculated to be 0.3–0.9 in several diﬀerent base solutions
[93].
The etching rate on semiconductor surface can be inﬂuenced by
doping in terms of adjusting surface potential as well as band bending.
In general, wet etching on p-GaN surface shows a lower rate than on n-
GaN [89,95]. Most previously reported works on top-down GaN nano-
FETs were with only n-type material. A recent progress is done by Yu
et al. in 2018 that they have successfully employing hybrid etching on c-
axis NW FETs with an n-p-n doping proﬁle, which present the same
morphology of pure n-type NWs (Fig. 9a) [48,52].
By comparing with the morphology of vertical nanowires after hy-
brid etching on p-n layers (Fig. 9b), the authors investigated the me-
chanism of etching on nonpolar sidewalls by employing a step-ﬂow
model, which reveals the etching rate depends on forming atomic
cavities with steps on crystal surfaces and further proposes that the step
propagation rate along –c-axis should be much faster than along c-axis,
as illustrated in Fig. 9c. Although fewer cavities are expected to be
formed on the terrace of p-GaN, NWs with n-p proﬁle can maintain a
non-tapered sidewall because of the fast propagation of steps from top
n-region, which is, however, not possible in the case with a p-n proﬁle
(see the inserts of Figs. 9a,b). The signiﬁcance of this work is to reveal a
practical approach towards GaN NWs with both vertical architecture
and ﬂexible doping proﬁle, which is promising for implementations in
future 3D electronics.
3.2.3. Top-down fabrication of vertical GaN nanoFETs
To be diﬀerent from the conventional processing procedures on
lateral transistors, GaN nanoFETs with vertical device architecture have
featured processing concepts, which will bring advantages as well as
challenges. In general, as depicted in Fig. 10, a vertical nano-FET
mainly contains three parts (i.e., dielectric and multi-gate structure, top
and bottom electrodes, and insulating spacing between electrodes).
Again, because of the overlap of electrode in the vertical direction,
more considerations should be brought into this vertical processing to
ensure that every sequential processing step will not inﬂuence the re-
liability of former steps. Brieﬂy, a proper idea of processing on vertical
NWs or NFs can be described as following (Fig. 10): After preparation of
the top-down NW arrays with the hybrid etching approach, an insulting
layer made of nitrides or oxides, should be deposited on the bottom
GaN surface for further gate deposition. In most cases, MOSFET struc-
tures were employed and thus oxides will be conformably deposited on
the 3D sample surface to serve as both dielectric and passivation layers.
Then, gate material will be properly placed on 3D channels. Afterwards,
before the top electrode deposition, another insulating spacing layer
should be placed on top of the gate to separate it from the following top
electrode deposition. The deposition of bottom electrode shall depend
on the wafer type. For a case of using conductive bulk GaN substrate,
metal contact can be placed at the bottom of bulk substrate to form an
ideal vertical current path, which can be done at the beginning or end
of the whole process. As for devices on insulating foreign substrate (e.g.,
sapphire or AlN/Si), the bottom electrode has to be located on the
upper surface of bottom substrate, which is usually done together with
top electrode [42,46,47,49–51].
3.2.3.1. Multi-gate architecture and dielectric. The formation of multi-
gate structure (e.g., wrap around gate on NWs and double gate on NFs)
is an inherent big advantage of vertical nano-FETs, which is beneﬁcial
for gate control and output enhancement. In order to realize a
conformable coating of dielectric and gate layers on vertical channels,
atomic layer deposition (ALD) tools or advanced deposition treatment
are required. Both SiO2 and Al2O3 by ALD have been usually employed
as the dielectric material. A good interface between hybrid-etched GaN
Fig. 8. (a) Schematic of kink, step, and terrace sites on crystal for growth and etching process. Reproduced from [91] with permission from The Royal Society of
Chemistry. (b) Histogram of surface N dangling bonds and Ga back bonds on several common crystal facets [48]. © IOP Publishing. Reproduced with permission. All
rights reserved.
M.F. Fatahilah, et al. Micro and Nano Engineering 3 (2019) 59–81
68
NW and PE-ALD deposited SiO2 with a small interface trap density of
Dit < 1.3×1011cm−2eV−1 had been reported by Yu et al. in their early
work. However, the authors further pointed out that the SiO2 dielectric
layer could not have high immunity to unintentionally incorporated
mobile ions, which can result in serious gate hysteresis [47,52]. In
contrast, using Al2O3 as dielectric layer can overcome this problem
since it has a denser structure and a higher permittivity, although
further optimization in oxide trap charging minimization might be still
required [96].
Another critical issue is the deﬁning of gate length in 3D nano-FETs,
which is kind of a byproduct of the convenience in forming multi-gate
structures since conventional lift-oﬀ process is no longer available in
vertical processing. High work-function metals (e.g., Cr [47], Mo [42],
TiN [46]) were usually employed by researchers to realize E-mode
device operation. Jo et al. ﬁrst described an “etch back” process to
determine the gate length in their vertical GaN NW FETs, and similar
processes were also implemented by other research groups
[42,46,49,52]. In brief, after metal gate deposition on NWs or NFs, the
nanostructures were usually buried with photoresist and then the top
part would be exposed by plasma etching. After that, wet etching would
be employed to remove the unrequired metal part. A remarkable al-
ternative technique is proposed by Yu et al. In their work, by employing
their proper hybrid-etching technique, a mushroom-like NW geometry
could be realized. Thanks to the shadow eﬀect from the NW top part,
the length of gate metal on NW sidewalls can be controlled by adjusting
the wafer tilt angle during e-beam evaporation, which greatly reduces
the processing complexity and could be an eﬃcient and reliable way
towards short gate devices [47].
3.2.3.2. Top and bottom electrodes. These two electrodes function as
source and drain contacts in nanoFETs. Both source and drain contacts
could be arranged on the top or bottom, depending on the detailed
wafer type and device application. As presented in Fig. 10, for bulk GaN
or conductive substrates, drain can be located at the back side of bottom
substrate with perfect vertical current path and suﬃciently thick drift
layer, which is promising for high voltage switching applications. In
particular, the height of NWs or NFs can be short for resistance
mitigation and fast transition of electrons in channel [42,49]. On the
other hand, when GaN layers were grown on foreign insulating
substrates, the source contact would be formed on the top surface of
bottom substrate with a lateral current path, while the top electrode
becomes the drain contact. Thus, the height of NWs or NFs would be
expected to be suﬃciently large to achieve the desired performance in
power application [46,47,52]. Normally, the Ohmic contact could be
easier to be formed at the bottom electrode, which has a much larger
contact area than the top electrode. Thus, eﬀorts mainly focus on the
formation of Ohmic contact at the top electrode. Most reported works
employed a high doping concentration at the top of GaN
nanostructures, which can be easily realized through current epitaxy
techniques. In particular, as deposited metal Ohmic contact could be
preferable since conventional thermal annealing for planar FETs might
inﬂuence previous processing steps. For instance, Yu et al. employed Ti/
Cr/Au and Ti/Au metal stack for GaN NW FETs [11,15], and Zhang
et al. use the Ti/Al stack for their NF power FETs [44]. It is noteworthy
that also a plasma-assisted surface roughening was employed by Zhang
et al., which eﬀectively enhance the Ohmic behavior [44].
3.2.3.3. Insulating spacing between electrodes. Normally, the insulating
spacing between gate and bottom electrodes can be realized by
conformable deposition of dielectric layer on sample surface
[42,44,46,51]. Though it is convenient, the thickness of insulating
layer on bottom surface could be limited by the dielectric, of which the
thickness should not be large for eﬃcient gate control. Therefore, Yu
et al. suggested their mushroom-like NW FETs, which can maintain a
ﬂexible thickness combination of gate dielectric and gate-to-bottom
spacing, by virtue of a thick SiOx evaporation after PEALD of SiO2
dielectrics [47]. In terms of the spacing between gate and top
electrodes, spacing material should be adapted to the detailed device
architecture and design. For top source devices or top drain ones with a
submicron structure height, physical or chemical vapor deposition of
oxides (e.g., SiO2 and Al2O3) on NWs or NFs will be a good choice
[42,46,50,51]. In contrast, for top drain FETs with height in scale of
μm, a thick spacing should be ensured especially for high power
applications. Yu et al. employed cured photoresist as a ﬁlling material
in their top drain NW FETs, which are still facing the challenges in
terms of electrical reliability and thermal stability [47,52]. Alternative
spacing materials (e.g., Benzocyclobutene) had been proposed in
nanoFETs based on other semiconductor nanostructures [97].
Although the power performance of top-drain nanoFETs cannot
compete with the top-source ones based on bulk GaN substrates, they
still have the advantages for mid-power applications with low cost and
high-temperature operation.
Fig. 9. 45° tilted SEM images of hybrid-etched GaN
NWs with (a) n-p and (b) p-n junction structures.
Inserts are schematics of the mechanism of forming
featured morphologies during wet etching. Here “N”
and “P” stand for the n- and p-type doping regions,
while the dashed line is the boundary of the cylind-
rical-like NWs at the early stage of wet etching. (c)
Schematic of the NW wet etching process by a step
ﬂow model. vc is the velocity of forming atomic
cavities on sidewalls, while v(s↑) and v(s↓) represent
the step propagation rate along c and -cdirections,
respectively. © [2018] IEEE. Reprinted, with per-
mission, from [52].
Fig. 10. Device structure schematic of vertical GaN nano-FETs.
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4. Device performances
As there are several 3D GaN nanoFETs developed in the recent
years, Table 1 has listed all devices based on GaN NW and NF structures
created in lateral and vertical architectures, including their perfor-
mance characteristics. More explanations in terms of on- and oﬀ-state
performances, eﬀect of diameter and number of the nanowire, eﬀect of
gate length of the nanowire, and low frequency noise characteristics
will also be described in the following sections.
4.1. On- and oﬀ-state performances
The D-mode (normally on) FETs have several advantages in terms of
their device performances, but usually could not sustain for higher
power application. This occurs due to high electric ﬁeld in the depletion
channel, even at negative bias voltage (Vth < 0 V) compared to E-mode
Fig. 11. Transfer characteristics of lateral GaN NW FETs from (a) Huang et al. (Reprinted with permission from [27]. Copyright (2006) American Chemical Society),
(b) Motayed et al. (Reprinted from [30], with the permission of AIP Publishing), (c) Blanchard et al. (© [2008] IEEE. Reprinted, with permission, from [36]), (d)
Blanchard et al. (© [2012] IEEE. Reprinted, with permission, from [38]), and (e) Gačević et al. Reprinted from [39], with the permission of AIP Publishing.
Fig. 12. (a) Transfer characteristics of vertical n-i-n
GaN NW FETs on bulk GaN from Hu et al. with lowest
Ron. © [2017] IEEE. Reprinted, with permission,
from [49]. (b) Output and (c) transfer characteristics
of vertical n-i-n GaN NW FETs on sapphire from Yu
et al.Reprinted from [47], with the permission of AIP
Publishing. (d) Output characteristics of vertical n-p-
n GaN NW FETs on sapphire with the highest Ron. ©
[2018] IEEE. Reprinted, with permission, from [52].
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transistor, which needs higher bias voltage to create the channel. For
logic application, the D-mode device can be combined with E-mode to
create integrated monolithic GaN CMOS.
All lateral NW FETs mentioned in this review (see Table 1) function
as D-mode devices with the lowest Vth of −30 V obtained by Motayed
et al. [30] and the highest Vth of −0.5 V achieved by Li et al. as shown
in Fig. 11 [33]. Depending on device parameters (e.g., NW diameter,
gate length, and doping concentration ND), the D-mode GaN NW FETs
could reach diﬀerent Vth and Id,max. Moreover, the hysteresis could be
reduced by engineering the positions of drain and source contacts (e.g.,
either vertical or planar positions) [42]. All D-mode 3D transistors have
no GAA structure except the ones from Blanchard et al. that used W gate
metal as GAA structure resulting in Vth of −5.5 V. Their diameters are
also smaller than those of vertical NW FETs fabricated by hybrid
etching method. The vertical GaN NW FETs listed in Table 1 are op-
erated in E-mode (normally oﬀ) with the Vth ranges from 0.4 to 2.5 V,
while the Ron varies between 0.4 and 5.3mΩcm2. The Ron from the
vertical GaN NW FETs was inﬂuenced by the active area or the space
between the NW, which also depends on the NW or NF pitch. The
higher the active area, the higher the Ron, which consequently can re-
duce the FET eﬃciency. The lowest Ron of 0.4mΩcm2 was demon-
strated by Hu et al. in their 120 GaN NW FETs with bulk GaN as a
substrate.
Meanwhile, Yu et al. had obtained Ron values of 2.2mΩcm2 and
5.3 mΩcm2 for 7 and 103 GaN NW FETs on sapphire substrate, re-
spectively [18,20], as shown in Fig. 12. Furthermore, for single GaN
NW FET that does not really consider the active area, the Ron mainly
also depends on the channel and contact resistance, which could be
explained as terms of surface state on NW or NF sidewall and metal
contact proﬁle (i.e., either Schottky or Ohmic behavior), respectively
[31]. The surface state could make additional depletion in the drift
region and increase the resistance by making more depletion layer in
wire. The non-ideal Schottky behavior on the drain contact could also
increase the Ron since it can make higher turn-on voltage in output
characteristics thus lowering the eﬃciency. Besides the surface state
and Schottky contact, the ND and the thickness of drift region (LD) of the
GaN NW or NF FETs have a signiﬁcant impact to the Ron, as follows
[102]:
=R L
μ q N. .on
D
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where q is the electron charge and μ is the electron mobility.
Apart from that, the BV in E-mode FETs was inﬂuenced also by the
drift region thickness and ND. In vertical GaN NW FETs on sapphire
substrate, BV values of up to 140 V were reported [47]. Those devices
showed a gate dielectric breakdown, which was assumed to occur at the
drain side of the gate, where simulations indicate the peak of the
electric ﬁeld. The authors attribute the low BV to the small drift length
around 1 μm in the NW. Simulations of similar devices identify the NW
drift height, NW diameter and doping concentration as key parameters
to achieve reasonable BV [101]. In another way around to ideal Ron, for
higher BV, the suitable diameter and ND in the drift region have to be
chosen to achieve optimum depletion conditions (Fig. 13a). The simu-
lated BV increases almost linear with the eﬀective NW drift height and
reaches 800 V for a height of 4 μm (Fig. 13b). The decent breakdown
behavior of the simulated vertical NW FET is contributed to a reduced
surface electric ﬁeld (RESURF) eﬀect leading to a more homogeneous
electric ﬁeld distribution [97].
The eﬀect of LD to the BV was demonstrated by work from Hu et al.,
in which they employed a bulk GaN as a substrate for their vertical GaN
NW FETs having source contact on the bottom and drain on top of the
substrate. This has resulted in longer LD and induced BV of 513 V,
which is higher than other vertical GaN NW FETs with sapphire sub-
strate having shorter LD. The authors attributed the reasons behind this
high BV: 1) the bulk GaN as a substrate creates a long space (> 900 μm)
between source on top and drain on bottom as it induces lower drain
induced barrier lowering (DIBL) [42,103,104]; 2) the longer drift re-
gion (7 μm) with very low ND creates lower electric ﬁeld [17]; and 3)
GAA structure provides better electrostatic control in channel. In case of
D-mode GaN NW FETs, work from Cha et al. shows the bottom-gate
structure has lower BV than top gated FETs due to the drift region space
or the space between the gate and the drain [31,52,103]. In the bottom-
gate GaN NW FETs, the drift region space was only 40 nm long.
Meanwhile, for the top-gate GaN NW FETs, the drift region space was
1.5 μm as a consequence from the planar pitch of drain to gate struc-
ture.
Fig. 14 shows a ﬁgure of merit (FoM) of Ron against BV for 3D,
vertical, and lateral GaN FETs [7,11,21,44,45,47,49,52,88,105–116]. It
shows that some 3D vertical FETs are suitable for power electronics
because they demonstrate good device performance (i.e., from MIT and
Cornell) following Figure of Merit (FoM) [117,118]:
=
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However, the lateral GaN FETs still leads the FoM based on their
structure, but the 3D vertical FETs very close to the best FoM which in
near future could be improved.
4.2. Eﬀect of diameter and number of the nanowire
Since the diameter and number of NW FETs have signiﬁcant eﬀects
to the Id,max and gm,max of all lateral or vertical GaN NW FETs, they
could be critical to be compared. The smallest diameter of lateral GaN
NW FETs was exhibited by Huang et al. [27], where they fabricated
17 nm lateral GaN NW FET (n-doped GaN of 1018−1019 cm−3) that
could obtain the gm,max of 22mS/mm and normalized Id,max of 111mA/
mm. This device operated in D-mode with Vth of−8 V. A larger NW in
lateral GaN NW FETs from Cha et al. [32] has a diameter of 33 nm (n-
doped GaN of 1.44× 1019 cm−3) and back gate structure. In that de-
vice, the Id,max could reach 106mA/mm, which is similar to the Id,max of
the FETs developed by Huang et al. [27]. Moreover, lateral FETs with
diameter of 95 nm by Motayed et al. [30] have the normalized Id,max of
8.4 mA/mm and gm,max of 1.1mS/mm, which are very low than pre-
vious mentioned lateral GaN FETs. For almost the same diameter of
90 nm (Si-doped GaN of 7× 1018 cm−3), Gačević et al. [39] have
shown that the normalized Id,max could reach 56mA/mm with gm,max of
22mS/mm. The largest diameter of lateral NW FETs (i.e., 290 nm, Si
doped GaN of 1× 1018 cm−3) was shown by devices from Blanchard
et al. [36], which obtained the normalized Id,max of 57mA/mm and
gm,max of 8.2 mS/mm. Using the same architecture but smaller wire
diameter of 210 nm, higher normalized Id,max of 240mA/mm and gm,max
of 48mS/mm could be achieved by the same group.
Thus, looking at the trend of the diameter from the lateral GaN NW
FETs in respect to the Id,max, the diameter dependence on the Id,max
should be proportional to gate width, which follows this equation [35]:
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where Cox is the oxide capacitance andW is the gate width that depends
on the NW diameter for GAA structure and is proportional to the Id,max.
From several lateral GaN FETs mentioned above, normalized Id,max
seems not to have linear relationship with diameter since other para-
meters (i.e., μ and Cox) may also vary from one to other devices.
For vertical GaN NW FETs, the diameter dependence on normalized
Id,max can be seen from Yu et al. who had fabricated identical NW FETs
with diﬀerent wire numbers of 7 and 9 NWs and diﬀerent diameters of
500 nm and 300 nm, respectively [48]. The normalized Id,max values of
314mA/mm and 98mA/mm were measured for GaN NW FETs with
wire diameters of 500 nm and 300 nm, respectively, which follows Eq.
(4).
Apart from that, Calarco et al. have shown that the Fermi level is
pinned at the NW sidewall surfaces, yielding internal electric ﬁelds and
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thus full depletion for NWs below a critical diameter (i.e., around
80 nm) (Fig. 15) [17,31]. The Fermi level pinning at the NW sidewall
surfaces depends on the oxidation state of the GaN surface, which can
be modiﬁed by UV illumination. This consideration is important to
understand the physic phenomena from the developed devices. For
instance, in the vertical 3D GaN NW FETs developed by Yu et al., de-
vices with NW diameter of 360 nm have exhibited a higher Vth of 1.5 V
than that of 500 nm NW FETs (i.e., Vth of 1.2 V) [18,19].
4.3. Eﬀect of gate length of the nanowire
Besides the gate width W that has an eﬀect to the output perfor-
mances of the GaN NW FETs, the gate length L also induces opposite
inﬂuence compared toW, as mentioned in Eq. (4). The gate length from
several lateral GaN NW FETs was varied from 0.3 μm to 35 μm. Huang
et al. used L of 3 μm similar to Cha et al. who set L to be 3–4 μm in their
single GaN NW FETs devices [27,32]. With similar L and doping con-
centrations of 1018–1019 cm−3 (Huang et al. [33]) and
1.44×1019 cm−3 (Cha et al. [38]), the Vth of the bottom gate structure
FETs [33] was −8 V, while the top gate structure FETs [38] exhibited
Vth of −7.5 V. It should be noted that those two FETs have diﬀerent
diameter sizes (i.e., the latter has almost two times larger diameter). In
those FETs, the gate structure and doping concentration have a major
role to the diﬀerence of obtained Vth rather than the electrostatic eﬀect
of NW diameter. Thus, the lower Vth found in FETs of Huang et al. [33]
was suggested to be attributed to lower doping concentration and
higher electric ﬁelds in the gate channel. Furthermore, using similar
NW diameter, Cha et al. [38] made a comparison of top and bottom gate
structures with L of 3 μm and 4 μm, respectively. The bottom-gate FET
has a lower Vth of −12.5 V than top-gate FET (Vth > −7.5 V). The
longer gate length may induce higher electric ﬁelds. Thus, it needs
lower voltage to create the channel than smaller gate length, even
though the gate was on the top of the NW. Apart from that, the longer
drift region space at lateral top gate structure results in higher BV
of> 60 V, which is about four times higher than that of bottom gate
structure [31,103].
In the vertical direction, similar with previous mentioned c-axis
FETs, the GAA structure provides advantages for controlling the electric
ﬁelds [48,49]. The GAA architecture is found to be obviously aﬀecting
the BV since it has enhanced electrostatic control on the depletion
Fig. 13. Simulation study of the breakdown behavior for vertical n-i-n GaN NW FETs. (a) BV dependence on NW diameter and doping concentration for a NW drift
height of 2.5 nm. (b) BV dependence on the NW drift height for NW diameter of 200 nm and a doping concentration of 1017 cm-3. Reprinted with permission from
[101]. Copyright 2017, The Electrochemical Society.
Fig. 14. Figure of merit (FoM) displaying Ron and BV from 3D GaN FETs made
of vertical nanowires or nanoﬁns in comparison with other types of vertical and
lateral GaN FETs.
Fig. 15. Schematics of electric ﬁelds inside NW induced by Fermi level pinning
at its sidewall surfaces. Three diﬀerent conditions for NW with: (a) larger, (b)
equal, and (c) smaller than the critical diameter (dcrit). The blue shadowed
regions in the wires correspond to the depletion region, in which only for larger
diameters, there is still a small conducting channel. © Materials Research
Society 2011. Reproduced with permission from [17]. (For interpretation of the
references to colour in this ﬁgure legend, the reader is referred to the web
version of this article.)
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region and can suppress drain-induced barrier lowering (DIBL) [119].
With DIBL eﬀect or parasitic eﬀect being suppressed, the BV and Vth of
GAA vertical GaN NW FET could then be increased into larger values
than those of lateral ones, as demonstrated by Hu et al. [49,120].
Another eﬀect of gate length to Vth was demonstrated by Jo et al.
and Son et al. [46,51]. Jo et al. demonstrated vertical GaN NW FETs
with shorter GAA structure of 0.12 μm than Son et al. (L of 0.3 μm) on
100 nm and 120 nm NWs, respectively. Even though the unintentionally
doped GaN was used at the drift region for both NW FETs, diﬀerent Vth
values were achieved, i.e., 0.6 V [50] and 0.4 V [54]. It could be seen
that besides the eﬀect of the doping concentration in the GaN NW
channel that enhances the surface depletion layer thickness [17], the
eﬀects of shorter gate length and smaller wire diameter in FETs of Jo
et al. [50] can be the reason for higher threshold voltage.
5. Reliability issues of 3D GaN FETs
5.1. Low frequency noise characteristics
Low frequency noise (LFN) characterization is an eﬃcient diag-
nostic tool to evaluate the electrical properties of complex interfaces.
LFN is important to analyze the defects and non-idealities in semi-
conductor devices, which directly or indirectly impact device perfor-
mances and reliability. Furthermore, in very small area devices, the LFN
is dominant that introduces high levels of ﬂuctuations and further
performance risks can appear. For past several years, the low frequency
noise characterization of GaN HFETs, MOSHFETs, and MISHFETs were
extensively studied. Vodapally et al., studied the low frequency noise
characteristics of AlGaN/GaN NF FETs for the ﬁrst time and further
compared with AlGaN/GaN MISHFET (planar device) and analyzed the
drain lag eﬀect (schematic as shown in Fig. 16a [121]). The authors
showed the better noise performances in AlGaN/GaN NF FET compared
to that of planar device as depicted in Fig. 16b. They claim that both
devices follow the carrier number ﬂuctuation model, whereas the NF
FETs suﬀer much less charge trapping eﬀect compared to the MISHFET
(i.e., two orders lower trap density was observed). The authors in-
vestigated the drain lag phenomena using LFN measurements. It was
shown that the NF FET devices exhibited typical 1/f noise character-
istics with γ=1, whereas the planar AlGaN/GaN MISHFET exhibited
γ=2 along with bias dependent Lorentz components (G-R bulges) in
the saturation region (Figs. 16c,d).
In 2017, the same group also analyzed the low frequency noise
measurements for AlGaN/GaN Omega-NF FETs [122]. The schematic
and TEM image are shown in the Fig. 16e. The authors showed that the
LFN in AlGaN/GaN nanowire omega-NF FETs is dependent on the width
of the ﬁn (Fig. 16f). On the other hand, the AlGaN/GaN nanowire
omega-NF FETs with two types of conductions (2DEG and MOS chan-
nels) are dominated by carrier number ﬂuctuations irrespective of the
ﬁn width. In relatively wide ﬁn devices, the current is governed by the
AlGaN/GaN HEMT structure and the noise by carrier capture in GaN
traps. It was found that in the narrow ﬁn devices, the noise mainly
stems from the carrier trapping in the sidewall Al2O3 gate dielectric.
The volume accumulation in the body masks the GaN traps and results
in less charge trapping. The authors also studied the LFN characteristics
Fig. 16. (a) Schematic and TEM image of AlGaN/
GaN FinFET. (b) Area normalized drain-current
spectral density as a function of the frequency of
AlGaN/GaN FinFET and MISHFET at Vgs–Vth = 0.2 V
compared with Ref. [122]. (c) Area normalized drain-
current spectral density as a function of the frequency
at diﬀerent drain voltages (Vds = 0.1–5 V) for
AlGaN/GaN FinFET and (d) MISHFET. © [2017]
IEEE. Reprinted, with permission, from [121]. (e)
Schematic and TEM image of AlGaN/GaN omega gate
FinFET, and (f) normalized drain current spectral
density according to the frequency of the fabricated
AlGaN/GaN omega-FET with diﬀerent nanowire
widths (W) at Vds = 0.1 V, Vgs− Vth = 0.4 V. ©
[2017] IEEE. Reprinted, with permission, from [122].
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for AlGaN/GaN NF FETs with TMAH surface treatment [123]. The
author showed the improved LFN performances for the device with
TMAH surface treatment due to the improved interface quality between
the gate dielectric and GaN sidewall surface. The interface trap density
was two orders reduced in TMAH treated devices.
5.2. Threshold voltage shift
The threshold voltage Vth dependence to gate bias stress was de-
monstrated by Ruzzarin et al. on vertical GaN on GaN FETs having
Al2O3 and Mo as a gate dielectric and a gate metal layer, respectively
(Fig. 17a) [96]. The dual pulsed measurement was demonstrated using
fast sweeps of 5 μs (on-state) and 5ms (oﬀ-state) with a quiescent bias
(Q) at the Vgs and Vds for 100 s stress and 1000 s recovery. The Vth
changed at diﬀerent Vgs,Q= 0–6 V and constant Vds,Q= 0 V
(Figs. 17b,c). At Vgs,Q < 2 V, the negative shift occurs due to the
electron de-trapping from the oxide layer to the metal layer. Mean-
while, the positive Vth was observed due to higher gate leakage current
at Vgs.Q= 6 V and made the electron trapping or electron migration
from the accumulation layer or channel to the oxide layer
[96,124,125].
However, Vth does not only depend on the Vgs stress, but also
temperature, as shown in Fig. 17d, in which it increases with tem-
perature. For Vgs stress= 1 V at diﬀerent temperatures, the Vth does not
shift dramatically. Whereas, for Vgs stress= 5 V, the Vth equally
changes with temperature. This occurs due to, at Vgs stress= 1 V, the
de-trapping was not thermally activated while on Vgs= 5, the trapping
was thermally activated inducing electron to move to oxide layer and
increasing the Vth.
As mentioned previously, the BV of the FETs depends on the drift
channel length LD and its doping concentration ND [101]. The higher
the ND, the lower the BV. Meanwhile, longer drift channel will increase
the BV. For instance, the works from Sun et al. that used a bulk GaN as
their FET substrate have taken an advantage from its thickness to obtain
very long drift channel region by locating the drain on the bottom
substrate, while source on the top of the Fin structures. This structure
could produce a BV of up to 800 V [42].
Another important aspect that has to be considered is the current
collapse due to trapping and de-trapping in oxide layer or interface
between GaN NWs and oxide. Since the surface charging related to this
phenomenon could happen on the interface of oxide layer and GaN NW,
the high quality or high-k dielectric (e.g., SiN or Al2O3) material could
maintain this problem due to suppressed Fermi level pinning on NW
sidewalls [17]. It is essential because additional electric ﬁeld on the
drift region due to negative surface charge could reduce the Id,max or the
FETs pinch-oﬀ voltage [31]. At a high voltage, the mechanism of charge
trapping on GaN NW FETs with Al2O3 as passivation layer has been
proposed by Ruzzarin et al., as shown in Fig. 18 [96]. This mechanism
could revoke the stability of Vth or lead to higher Vth on the MOSFETs at
high voltage (and temperature) which is very important for high power
device application. On the other hand, charge de-trapping from oxide to
Fig. 17. (a) Schematic of vertical GaN on GaN FETs
reported by Ruzzarin et al., (b) transfer characteristics
at Vgs of 5 V at quiescent gate bias from 0-6 V, (c) Vth
negative shift at around Vgs,Q = 0-2 V and positive
shift at Vgs,Q ≥ 2 V, and (d) Vth plot to the gate cur-
rent on diﬀerent temperatures at Vgs stress of 1 and
5 V. © [2017] IEEE. Reprinted, with permission, from
[96].
Fig. 18. A charge trapping mechanism proposed by Ruzzarin et al. on GaN NF
FET at (a) positive bias creating a charge trapping inside the oxide layer from
GaN and at (b) higher positive bias where more charges are trapped in the oxide
layer generating higher average carrier energy. © [2017] IEEE. Reprinted, with
permission, from [96].
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gate metal might occur at low or small negative bias leading to decrease
of the Vth. At the end, as mentioned previously, the quality of oxide
layer has a major role to overcome this issue.
5.3. Gate hysteresis
The gate hysteresis or Vth shifted on backward or forward sweep as
explained in previous section due to trapping or detrapping eﬀect and
the Fermi level pinning on GaN NW sidewall could be reduced by using
a better dielectric material. For instance, an anticlockwise hysteresis in
lateral GaN NW FETs from Blanchard et al. and vertical GaN NW FETs
from Yu et al. FETs (Fig. 19b), as attributed by the authors (Yu et al.),
caused by mobile ion and high trapping density in interface between
SiO2 and GaN NW which comes from contaminants during certain de-
vice processing steps [36,52,126]. As mentioned before, the hysteresis
due to higher trapping density between GaN NW and oxide layer could
be reduced by applying Al2O3 as a dielectric material since it has higher
density and Ea compared to SiO2, which was used in their previous
lateral GaN NW FETs (i.e., Al2O3Ea≈ 4.2 eV) [38,42,49,51,127,128].
However, lateral NW GaN FETs from Blanchard et al. in 2012 do not
show any improvement of gate hysteresis, even though Al2O3 has al-
ready been used [38]. An approach that might solve this problem is the
vertical architecture, where current collapse at higher drain current
causing the memory eﬀect or hysteresis on the FETs can be minimized
[42,103].
Again, very low gate hysteresis of vertical GaN NW FETs were de-
monstrated by Jo et al. (Fig. 19a) and Son et al. (Fig. 19c) which show
logarithmic dual sweep voltage transfer characteristics with threshold
voltage shift ΔVth= 0.07 V. In this case, the lower interface trap ca-
pacitance (Cit) or mobile ion was hindered by using alkali free wet
etching and denser dielectric material of Al2O3 [46,51]. To demonstrate
more evidences that Al2O3 could suppress the gate hysteresis than SiO2,
we have currently used Al2O3 as dielectric material for similar FET
architecture by Yu et al. on the n-p-n vertical GaN NW FETs with NW
number of 9 and diameter of 440 nm. As shown in Fig. 19d, the gate
hysteresis was suppressed to almost zero or ΔVth= 0.2 V when the
Al2O3 was used as dielectric material.
5.4. Self-heating
GaN transistors, particularly in vertical architectures, can reach
enormous power density, which is one of the biggest advantages of this
technology and enables very compact devices. However, high power
densities are inherently connected with a strong heat generation due to
the dissipated power. Moreover, temperatures above 300 °C are easily
reached during high power operation, which can signiﬁcantly degrade
the device performance [129]. Therefore, a good thermal management
to remove the heat from the active device region is essential for high
power GaN electronics.
Various methods have been reported for evaluating device tem-
perature, including physical, optical, and electrical methods [130]. The
highest temperature is typically obtained close to the drain side of the
gate, where the electric ﬁeld reaches its peak. Since these hot spots are
often buried under metal (e.g., gate ﬁeld plates), extracting the channel
temperature is challenging [131]. Thus, simulations are often used to
support the thermal analysis. Pulsed measurements can be employed to
mitigate self-heating and comparison with results obtained in static
operation allows to investigate how the increased channel temperature
aﬀects the device performance. Higher temperature is known to reduce
the low-ﬁeld electron mobility due to enhanced phonon scattering,
resulting in lower saturation current and velocity, which increases the
Ron drastically [132]. Tunneling becomes more likely with rising tem-
perature that can cause increase of the gate leakage. Furthermore, in-
creasing subthreshold swings are reported to indicate loss of channel
control. Since trapping is strongly temperature dependent, the
threshold voltage can be shifted as well, in either positive or negative
direction [133,134].
While highly heat conductive materials like SiC [136] or diamond
[137] are proposed to reduce the thermal resistance of the substrate,
the usage of 3D GaN structures can enhance the heat removal through
the contact electrodes and thus improve the performance of FET de-
vices, which was demonstrated for ﬁn-shaped tri-gate HEMTs. Apart
from a lower average temperature that was attributed to the increased
surface area supporting heat removal, the tri-gate HEMT showed a
better thermal stability of the on-resistance compared to the
Fig. 19. A gate hysteresis from several 3D FETs: (a)
vertical GaN NW FETs with Al2O3 passivation layer
from Jo et al. © [2015] IEEE. Reprinted, with per-
mission, from [46]. (b) Vertical n-p-n GaN NW FETs
with SiO2 passivation layer from Yu et al. © [2018]
IEEE. Reprinted, with permission, from [52]. (c)
Vertical GaN NW FETs with Al2O3 layer from Son
et al. Reprinted from [51]. Copyright 2018, with
permission from Elsevier. (d) Vertical n-p-n GaN NW
FETs like in [52] with Al2O3 passivation layer.
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corresponding planar HEMT structure [138].
Severe self-heating is observed in a lateral nanowire channel GaN
MOSFET with wrap-around gate (Fig. 20). The drain current is reduced
by up to 50% when comparing static and pulsed measurements, in
which channel temperatures up to 300 °C were estimated by thermal
simulations. The authors state that the isolation to the buﬀer is re-
sponsible for the extensive self-heating [139].
Kamrani et al. compared the thermal performance of two diﬀerent
vertical 3D geometries, namely a vertical NF FET with drain-bottom
and a NW FET with drain-top conﬁguration as introduced in [47,88],
respectively, using electrothermal simulations [140]. As determined by
the maximum vertical electric ﬁeld, both devices reached the highest
temperatures at the drain side of the channel. However, the diﬀerent
positions of the drain electrode on the backside of the substrate (NF
FET) or on the NW top (NWFET) are shown to have a large impact on
the thermal ﬂux. The heat removal in the NW FET with a drain-top
conﬁguration is concluded to be more eﬀective, because most power is
dissipated close to the NW top, where it can be easier extracted via the
drain and gate contacts [140].
While highly heat conductive materials like SiC or diamond are
discussed to reduce the thermal resistance of the substrate, the contacts
of nanostructure transistor can serve as eﬃcient heat conductors when
they are located close to the area where the most power is dissipated.
Kamrani et al. simulated the thermal performance of a vertical GaN NF
FET and NW FET device as proposed in [47,88]. The peak temperature
of the NW FET is found to be located close to the top drain contact of
the device, which serves as heat sink and improves the thermal per-
formance of the device signiﬁcantly compared to the NF FET with a
drain at bottom conﬁguration [140]. The simulations indicate that a
drain contact on top of the nanostructures is beneﬁcial for the thermal
device performance, as it can conduct the heat dissipation in the
maximum ﬁeld region to be more eﬃcient.
5.5. Linearity
Many RF applications require high-frequency performance over a
large input signal range. Non-linearity is a critical issue as it can lead to
distortion of the ampliﬁed input signal. In MOSFETs, the gm is usually
strongly dependent on the drain current and decreases rapidly after
reaching the maximum [142], in particular for small gate length de-
vices, which strongly aﬀects their linearity [79]. This eﬀect is becoming
even more pronounced when the gate length of transistors is scaled
down. Thus, a broad transconductance characteristic is desired to ob-
tain good linearity [99].
Several origins for the drop of gm were proposed including emission
of optical phonons [143], interface roughness [144], and self-heating
eﬀect [129], while the most prominent explanation is based on the
source access resistance, which was shown to increase drastically with
the drain current in GaN HEMTs [145–147]. The reduced source access
resistance in a self-aligned HEMT structure with regrown n+-GaN
contacts reported by Shinohara et al. could suppress the gm non-line-
arity [148], but the low breakdown voltage of the self-aligned device
makes it unsuitable for high power RF applications.
Nanostructured HEMTs can enhance the RF linearity signiﬁcantly
[99,142,144]. By etching the nanoﬁn structures into the channel re-
gion, a ﬂatter gm proﬁle could be achieved, since the source access area
is mainly non-etched and thus higher conductive than the channel
(Fig. 21) [142]. The source access resistance can be minimized by
Fig. 20. Comparison of planar and nanostructured tri-gate HEMTs. (a) Drain current over dissipated power (Inset: SEM image of the tri-gate HEMT), (b) temperature
dependency of on-resistance, and (c) drain current. © [2016] IEEE. Reprinted, with permission, from [135].
Fig. 21. (a) Schematic of the ﬁn-channel HEMT, (b) SEM image of the fabricated device, (c) normalized source resistance in dependence of the drain current for the
planar and nanostructured devices, and (d) comparison of IdVg characteristics and transconductance for the planar and nanostructured devices. © [2013] IEEE.
Reprinted, with permission, from [141].
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reducing the ﬁn length [100]. Lateral AlGaN/GaN NF FETs with short
ﬁns extending only below the gate obtained ﬂatter gm characteristics
than similar devices with longer ﬁns or the corresponding planar HEMT
[149]. This also supports the assumption that the non-linear source
access resistance is dominating this eﬀect. Since the transconductance
proﬁle of a nanoﬁn HEMT depends on the ﬁn dimensions, a combina-
tion of several parallel ﬁns with diﬀerent widths was proposed to
broaden the transconductance on device-level in order to further im-
prove linearity [150].
5.6. Problems in 3D processing
The three-dimensionality increases the complexity of device pro-
cessing, so that various issues can occur during the processing steps,
which strongly inﬂuence the device performance. Unfortunately, such
problems are rarely discussed in publications.
One of the most important and critical steps for the fabrication of
vertical GaN NW FETs is the formation of the wrap-around gate. The
positioning of the gate edge towards the drain side aﬀects the electric
ﬁeld distribution in oﬀ-state and therefore can have a large impact on
the breakdown voltage. In order to reach high breakdown voltages, the
distance between drain and the edge of the gate should be suﬃciently
large. However, if the gate is not covering the whole channel region,
severe device degradation can occur as observed experimentally and
veriﬁed in the TCAD simulation study shown in Fig. 22. Here, a vertical
NW FET with a p-doped channel and drain contact on the NW top is
investigated as realized in [52]. While positive gate extension only af-
fects the current density of the device due to a reduced on-resistance, a
negative gate extension of −25 nm is already suﬃcient to shift the
threshold voltage 5 V up and reduce the current density by two orders
of magnitude. This is caused by the fully depletion of the upper channel
part and above due to the pn-junction and ineﬃcient gate control as can
be seen in Fig. 22c. A precise control of the gate formation process is
necessary to prevent such problems.
6. Summary and outlook
From the demonstrations of 3D GaN ﬁeld-eﬀect transistors (FETs)
based on nanowire (NW) and nanoﬁn (NF) structures within the last
decade, the 3D GaN nanoarchitectures have proven themselves to be
versatile and adaptable to solve several problems that occur on planar
FETs. Both bottom-up and top-down fabrication approaches from sev-
eral devices have been compared demonstrating their advantages and
disadvantages. Moreover, complex 3D processing has been described
where several strategies and techniques have been proposed to ease the
device production (e.g., back etch, mushroom-like structure, and pla-
narization). Important device parameters and characteristics have been
summarized that are used to evaluate the performances of the lateral
and vertical GaN NW and NF FETs. 3D NW FETs with gate-all-around
(GAA) structures have demonstrated better electrostatic control in the
gate channel compared to normal top gate structures, which conse-
quently can enhance the electrical characteristics of the transistors
(e.g., subthreshold swing (SS), breakdown voltage (BV), and maximum
drain current (Id,max)). The eﬀects of some device structures on their
performances, including on- and-oﬀ states as well as the diameter,
number, and gate length of the NW and NFs have been discussed.
Furthermore, reliability issues including threshold voltage instability,
gate hysteresis, self-heating, and linearity, which are normally faced
during the device characterization have been reviewed, providing the
guidelines for development and improvement of the 3D GaN transistors.
All in all, regardless of the needed continuously ongoing optimization,
the 3D GaN FETs are believed to be one of the promising routes for the
next generation of nanoelectronics beyond Moore's law.
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